




DECLASSIFIED
Authority
By 13526
Date 1/18



PERMIT I
WRITE I

- NOTE 1. DATA COULD APPEAR ON BUS 60 MYS EARLIER THAN SHOWN
2. FROM SENSE AMP TO 2 WINDING, SIG TRAVERSES THRU MIN 5 STAGES (100 MYS) SO WHEN SIG COULD COINCIDENTLY COME UP 20 MYS EARLIER THAN SHOWN

* BEST CASE



NOTE
THIS IS A COINCIDENT CURRENT, 3 HOLE, DESTRUCTIVE READOUT MAGNETIC CORE,

NOTE: THIS TIMING DIAGRAM INDICATES A 72 NS CYCLE IBM CLAIMS A 655-96 NS CYCLE TIME (MEETING BETWEEN AVE6 & MPRO 3 - 24 APRIL) AND 8-10 NS. CYCLE SHOULD BE MORE RELIABLE.

THE ABOVE TIMING DIAGRAM SHOWS THE READ PULSE OCCURRING AT THE EARLIEST POSSIBLE TIME AFTER A SELECT, AND AVERAGE BETWEEN BEST & WORST TIMES THE OTHER SIGS. COULD OCCUR IN SEQUENCE AS TAKEN AND MINIMUM DURATION OF PULSE IS USED, THERE IS ACTUALLY 60 MYS. THE LAST 3 SIGS COULD BE MOVED TO THE LEFT. THIS GIVES NO FACTOR OF SAFETY, MEETS A .60 NS CYCLE TIME, NECESSitates CRITICAL ADJUSTMENTS AND POSSIBLY CONTINUAL ADJ. DUE TO DRIFTING. EVEN WITH .25 NS MEMORY SLOTS (HARVEST THE TIMING IN THE HI SPEED MEMORY WILL BE EXTREMELY CRITICAL, (.75 NS CYCLE TIME) IN ORDER TO IMPROVE SYSTEM SHORTER PULSE DURATIONS FASTER RISE & FALL TIMES SHOULD BE ATTAINED IF POSSIBLE

W.E.