A Binary Up/Down Counter

This counter counts by the INCREMENT parameter value, up or down, when run is high. Set up_down to 0 to count up, or to 1 to count down. Load overrides counting, so you can load a load_count value even if run is low. areset puts the counter back at INITIAL_COUNT (use only at reset!), as does clear (use during operation). The counter will wrap around if it goes below zero or above (2^WORD_WIDTH)-1.

The INCREMENT parameter allows you to deal with situations where, for example, you need to count the number of bytes transferred, but your interface transfers multiple bytes per cycle.

When chaining counters, which may happen if you are counting in unusual bases where each digit has its own counter, AND the carry_out of the previous counter with the signal fed to the run input of the next counter. The carry_in is kept for generality.

`default_nettype none

module Counter_Binary
    parameter                   WORD_WIDTH      = 0,
    parameter [WORD_WIDTH-1:0]  INCREMENT       = 0,
    parameter [WORD_WIDTH-1:0]  INITIAL_COUNT   = 0
    input   wire                        clock,
    input   wire                        areset,
    input   wire                        clear,
    input   wire                        up_down,
    input   wire                        run,
    input   wire                        load,
    input   wire    [WORD_WIDTH-1:0]    load_count,
    input   wire                        carry_in,
    output  wire                        carry_out,
    output  wire    [WORD_WIDTH-1:0]    count

    localparam ZERO = {WORD_WIDTH{1'b0}};

First we calculate the next counter value using a Binary Adder/Subtractor. Having a dedicated module for this allows us to change how the counter works (e.g.: BCD or other counting schemes) without altering any other logic. It also hides the tricks needed for correct arithmetic logic inference.

    wire [WORD_WIDTH-1:0] incremented_count;

        .add_sub    (up_down), // 0/1 -> A+B/A-B
        .carry_in   (carry_in),
        .A_in       (count),
        .B_in       (INCREMENT),
        .sum_out    (incremented_count),
        .carry_out  (carry_out)

Then calculate which value to load into the counter, and when.

    reg [WORD_WIDTH-1:0]    next_count      = ZERO;
    reg                     clock_enable    = 0;

    always @(*) begin
        next_count      = (load == 1'b1) ? load_count : incremented_count;
        clock_enable    = (run == 1'b1) || (load == 1'b1);

Finally, store the next count value, using a Register.

        .WORD_WIDTH     (WORD_WIDTH),
        .clock          (clock),
        .clock_enable   (clock_enable),
        .areset         (areset),
        .clear          (clear),
        .data_in        (next_count),
        .data_out       (count)


back to FPGA Design Elements